Member for
2 weeks 4 days
Role
Student
Points
10
SoC Labs Roles
Registered User
Projects
| Title | Updated date | Comment count |
|---|---|---|
| High Bandwidth Expansion Subsystem | 2 weeks 4 days ago | 0 |
Articles
Design Flow
Authored Comments
User statistics
My contributions
:
3
My comments
:
1
Overall contributor
:
#49
Comments
High Bandwidth Expansion Subsystem
Dear Sir,
I am an electrical engineer and a current software engineering undergraduate with a strong interest in embedded systems, SoCs, and digital design. I have a foundational knowledge of SystemVerilog and RTL design, and I am actively expanding my skills in these technologies. To gain hands-on experience, I believe collaborating on this real-world project would provide excellent exposure and help me deepen my expertise. I joined this community to contribute under your guidance and am eager to learn and support the team.
High Bandwidth Expansion Subsystem
Hi,
I see you have an interest in the High Bandwidth Expansion Subsystem project. Perhaps you could share a little more about your interest and then we can see what we can do to collaborate with you.
Look forward to hearing from you,
John.
Add new comment
To post a comment on this article, please log in to your account. New users can create an account.