Authored Comments

Subject Comment Link to Comment
High Bandwidth Expansion Subsystem

Dear Sir,
I am an electrical engineer and a current software engineering undergraduate with a strong interest in embedded systems, SoCs, and digital design. I have a foundational knowledge of SystemVerilog and RTL design, and I am actively expanding my skills in these technologies. To gain hands-on experience, I believe collaborating on this real-world project would provide excellent exposure and help me deepen my expertise. I joined this community to contribute under your guidance and am eager to learn and support the team.

view

User statistics

My contributions
:
3
My comments
:
1
Overall contributor
:
#49

Comments

Dear Sir,
I am an electrical engineer and a current software engineering undergraduate with a strong interest in embedded systems, SoCs, and digital design. I have a foundational knowledge of SystemVerilog and RTL design, and I am actively expanding my skills in these technologies. To gain hands-on experience, I believe collaborating on this real-world project would provide excellent exposure and help me deepen my expertise. I joined this community to contribute under your guidance and am eager to learn and support the team.

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.