Competition 2025
Competition: Hardware Implementation
Aspen annotated die photo

Aspen: A 630 FPS Real-Time Posit-Based Unified Accelerator for Extended Reality Perception Workloads

Aspen is a unified accelerator for deep neural network (DNN)-based extended reality perception workloads. Aspen proposes a mixed-precision quantization scheme using the posit datatype to reduce memory usage while maintaining accuracy, a DNN accelerator for mixed-precision posit datatypes, and efficient data prefetching and data layout to minimize data reorganization. The Aspen system-on-chip has an Arm Cortex-M3 CPU, a mixed-precision posit-based DNN accelerator, and 4 megabytes of SRAM partitioned into eight 512 KB banks, connected through a 128-bit-wide interconnect. The DNN accelerator consists of a matrix unit and a vector unit. Aspen is fabricated in Intel 16 and achieves real-time processing of visual inertial odometry, eye gaze extraction, and object classification at 98.9, 630, and 31 frames per second, respectively.

Project Milestones

Architectural DesignGetting StartedSpecifying a SoCdata modelIP SelectionUniversal Verification Methodology
Behavioural DesignBehavioural ModellingGenerate RTLRTL VerificationSimulation
Logical DesignTechnology SelectionSynthesisDesign for TestLogical verification
Physical DesignFloor PlanningClock Tree SynthesisRoutingTiming closurePhysical VerificationTape Out
Post Silicon
Complete
In Progress
Not Started
Not Needed
Click on any milestone above for details
X

Do you want to view information on how to complete the work stage ""

View

or update the work stage for this project?

Log in if you are the author to update

  1. Getting Started

    Design Flow
    Target Date
    Completed Date
  2. Getting Started

    Design Flow
    Target Date
    Completed Date
  3. Getting Started

    Design Flow
    Target Date
    Completed Date
  4. Getting Started

    Design Flow
    Target Date
    Completed Date
  5. Getting Started

    Design Flow
    Target Date
    Completed Date
  6. Getting Started

    Design Flow
    Target Date
    Completed Date
  7. Getting Started

    Design Flow
    Target Date
    Completed Date
  8. Getting Started

    Design Flow
    Target Date
    Completed Date
  9. Getting Started

    Design Flow
    Target Date
    Completed Date
  10. Getting Started

    Design Flow
    Target Date
    Completed Date
  11. Getting Started

    Design Flow
    Target Date
    Completed Date
  12. Getting Started

    Design Flow
    Target Date
    Completed Date
  13. Getting Started

    Design Flow
    Target Date
    Completed Date
  14. data model

    Design Flow
    Completed Date
  15. Simulation

    Design Flow
    Completed Date
  16. Synthesis

    Design Flow
    Completed Date
  17. Routing

    Design Flow
    Completed Date
  18. Tape Out

    Design Flow
    Completed Date

Team

Research Area
Electrical Engineering
Role
Research Assistant

Comments

Hi,

Thank you for submitting this project it looks very interesting. I noticed in your IEEE paper that the M3 had 32Kb Data and Instruction caches. There were also two DMA engines? and 4 additional 32 Kb SRAM blocks. There was no description of these in the paper.  Which DMA engines did you use, were these Arm IP?

We use both the DMA PL230 and DMA 350 Arm IP in the nanoSoC reference design.

We look forward to hearing from you.

John.

Add new comment

To post a comment on this article, please log in to your account. New users can create an account.

Project Creator
Kathleen Feng

Research Assistant at Stanford University
Research area: Electrical Engineering

Submitted on

Actions

Log-in to Join the Team